

CML Semiconductor Products

PRODUCT INFORMATION

FX429

Band III FFSK Modem for Trunked Radio Systems




With compliments of Island Labs

Publication D/429/3 July 1989 Provisional Issue

Features

- Band III and General Purpose Trunked Radio Applications
- Full-Duplex 1200 Baud Operation
- High Intelligence
- Error Checking in Receive
- Error Check Word Generation

- Frame SYNC and SYNT Detection
- Preamble Generation
- μProcessor Compatible Interface
- Carrier Detection
- Low Power Consumption
- General Purpose Timer



FX429

Brief Description

The FX429 is a single-chip CMOS 1200 baud FFSK Modem, designed primarily for use in trunked radio systems but may also be employed in other general purpose radio or line data communication applications. The device has been designed to conform to the UK Band III trunked radio protocols MPT 1317/1327.

The FX429 is full duplex at 1200 baud and includes an 8-bit parallel microprocessor interface and a programmable timer which may be set for interrupt periods of 8 to 120 bits.

Preamble may be generated by the device in transmit. The 16-bit SYNC or SYNT words are detected in receive. An error check word is automatically generated in transmit and error checking is performed in the receive mode. An on-chip Xtal/clock generator requiring an external 4.032MHz Xtal or clock input provides both 4.032 and 1.008MHz outputs and performs all modem timings. The FX429 requires a single 5-Volt power supply and has a powersave facility. This device is available in both DIL and SMD packages.

Pin Nu	ımber	Function				
DIL FX429J	Quad FX429LG					
1	1	V _{BIAS} : The internal ci capacitor C ₄ , see Fig		at V _{DD} /2 this pin m	ust be decoupled to V _s	s by
2	2	Transmit Output: T by the Control Regist			x output. When not en	abled
3	4	Receiver Input: The to this pin must be a.			. The 1200Hz/1800Hz 3.	audio
5	5	V _{DD} : Positive Supply this power rail be dec	. A single +5V regula coupled to V _{ss} by cap	ated supply is required acitor C ₆ , see Figu	red. It is recommended re 3.	that
6	6				integration function rec together with a resistor	
7	7	Xtal/Clock: The input			2 MHz Xtal or externally ure 3.	у
8	8	Xtal: The output of the	ne 4.032 MHz clock	oscillator.		
9 10 11 12 13 14 15	9 10 11 12 13 14 15	D ₁ : D ₂ : D ₃ : These 8	lines are used by the R/W, A ₀ and A ₁ input	e device to commu	nicate with a microproc ster selection.	essor
17 18	17 18	A ₀ : Register Selecti A ₁ :		th the R/\overline{W} input, s shown in Table 1 (elect the required regis pelow).	ter to
		Table 1	Register Control Status Rx Data Tx Data Syndrome Low Syndrome High	R/W 0 1 1 0 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	
19	19	CS: The chip select in Read/Write Timing.			e FX429. See Figure 5	,
20	20	R/W: Sets the data be with inputs A ₀ and A ₁			/rite - logic '0') and is u	ised
21	21	output can be "wire C conditions that cause follows:	PR'd" with other activ the interrupts are in	e low components	in interrupt occurs. This (100k Ω pullup to V_{DD}). s Register and are as	
		Tx Id	le	Rx SYNC Detect	Rx SYNT Detect	
23	22	V _{ss} : Negative Supply				
24	23	Clock + 4 : A 1.008 N	$MHz (X_1 + 4)$ clock is	available at this ou	tput for external circuit	use,
		note the source impe	dance and source cu	urrent limits.		

Modems in Mobile Data Signalling An Introduction

Digital Code Format

The recommended Digital Code Format for use over Land Mobile Radio Systems is detailed in the Department of Trade and Industry, Radio Regulatory Division's publications MPT 1317 and MPT 1327, and is as described briefly below.

Fig. 2 The Data stream - Rx and Tx at 1200baud, the minimum, overall transmission length is 96 bits. Preamble SYNC or SYNT For bit sync. SYNC Word Address Code 101010....10..- bit reversals 1100010011010111 SYNT Word Optional Data Word Minimum 16 bits, ending in Code Words 0011101100101000 64 Bits logic'0' Address Code Word Structure (Bit number 1 is transmitted first) Bit No. 1 8 9 to 48 49 to to 1 7 40 16 No. of bits Address Check Bits Logic '1' Users Identity & (Checksum) Structure Data

Operation

The FX429 can be used for Full-Duplex operation with the host microprocessor only having to operate on the data whilst the modem (FX429) handles all other signalling routines and requirements.

In the Tx mode the FX429 will :-

- Internally generate and transmit a preamble bit reversals, for system bit synchronization.
- (2) Accept from the host, and transmit, a 16-bit 'SYNC' or 'SYNT' word.
- (3) Accept from the host, and transmit, 6 bytes of data (Address Code Word).
- (a) Upon a software command, internally calculate and transmit a 2-byte checksum based on the previous 6 data bytes. or —
- (b) Upon a software command, disable internal checksum generation and allow continuous data transmission.
- (4) Transmit 1 'hang bit' and go idle when all loaded data traffic has been sent (followed by a "Tx Idle" interrupt).

In the Rx mode the FX429 will :-

- (1) Detect and achieve bit synchronization within 16 bits.
- (2) Search for and detect the 16-bit 'SYNC'/'SYNT' word.
- (3) Output all received data after 'SYNC/SYNT,' in byte form.
- (4) Upon a software command (Rx Message Format), use the received checksum to calculate the presence (if any) of errors, and advise the host with an interrupt and a 16-bit Syndrome word.

Note – In Rx a software command is used to determine whether a 'SYNC'/'SYNT' word is required after every 8 (6 data + 2 checksum) received bytes, or "data" is received continually.

Normally the 'SYNC' word is used on the Control data channel and the 'SYNT' word is used on the Traffic data channel.

Non MPT Application - Full-Duplex

The functions described in this section, to allow the FX429 modem to operate as a general purpose device, are obtained using the commands and indications detailed in the "Register Instructions" pages.

Tx – When enabled the device transmits a "101010......10" preamble until data for transmission is loaded by the host microprocessor.

Transmits 6 bytes of the loaded data followed by a 2-byte checksum based on that data. As long as Tx data is loaded the transmitter will transmit, the 2-byte checksum being produced after every 6 bytes (8 byte packages).

Automatic checksum generation can be inhibited by a software command to allow transmission of continuous data streams.

Rx – When enabled requires the 16-bit SYNC or SYNT word (see notes) before outputting data bytes. The modem receiver will then output continuous bytes of data, after every 6 bytes received a 2-byte checksum word will be output and can be ignored or used for error checking.

The Control Register, when selected, directs the modem's operation as described below.

D _o	synchronizat one byte of p before one b preamble wil Clear – The	ion and preamb yte has I contir		mittor for							
Bit 1 Tx Parity Enable		$\mathbf{Set} - \mathbf{D_0}$ enables the transmitter for operation. A '0 – 1' transition causes bit synchronization and the start of 101010 preamble pattern transmission. At least one byte of preamble will be transmitted. If data is loaded into the Tx Data Buffer before one byte has been sent then that data will follow, otherwise whole bytes of preamble will continue until data is loaded. Clear – The Transmitter Output pin is set to a high impedance and no transmitter interrupts are produced.									
	the modem. loaded from continues for generated chunderrun (no checksum gebeen sent antransmitted.	A '0 – the Tx every necksu more eneration d Bit 4	1' trans Data E 6 byte m (2 by data lo on will in the	sition starts Buffer into s loaded u ytes) after baded) con abort, the Status Re	s checksum g the Tx Data F until this bit is the last of ea dition occurs transmission egister (Tx Idle carried out ar	eneration Register. cleared. ch 6 byt before 6 will cease) will be	on on the n Checksu The trans es have be bytes have se after on e set. No c	next six bytes m generation smiter will send the een sent. If an ve been loaded he 'hang' bit has hecksum will be			
	Ready interru	upts) u	ntil a 'S	SYNC' or 'S	eration. No da SYNT' word is d all interrupts	found i	n the rece	e. No Rx Data ived bit stream. ceiver are			
D ₃ Format	control the w assume that Clear – The	ay the the ne receive	receive xt 6 by er will s	er handles tes are da stop data ti	ta and will sta	data bit art error host aft	s. If 'set' the checking a	ne receiver will			
Bit 4 Timer LSB	These four D ₇	D ₆	D ₅	D ₄							
	0 0 0	0 0 0	0 1 1	0 1 0			and disable errupt ever	16 bits			
	0	1	Ó	0		"		24 bits 32 bits			
3it 5 Timer	U		0	1	"		"				
	0	1	1	0				40 hite			
		1				***		40 bits			
	0	1	1	1				48 bits			
Bit 5 Timer D ₅	0	1	1	1	:	"		48 bits 56 bits			
	0	1 1 0	1 0	1				48 bits 56 bits 64 bits			
0,5	0	1 0 0	0	1 0 1		"		48 bits 56 bits 64 bits 72 bits			
D ₅ Bit 6 Timer	0	1 1 0 0		1				48 bits 56 bits 64 bits 72 bits 80 bits			
D _s Bit 6 Timer	0	1 0 0	0 1 1	1 0 1 0				48 bits 56 bits 64 bits 72 bits 80 bits 88 bits			
D _s Bit 6 Timer	0	1 1 0 0 0 0	0 1 1 0	1 0 1		" " " " " " " " " " " " " " " " " " " "	" " " "	48 bits 56 bits 64 bits 72 bits 80 bits 88 bits 96 bits			
D ₅ Bit 6 Timer	0	1 1 0 0 0	0 1 1	1 0 1 0			" " " "	48 bits 56 bits 64 bits 72 bits 80 bits 88 bits 96 bits 104 bits			
0,5	0	1 1 0 0 0 0	0 1 1 0	1 0 1 0 1 0			" " " "	48 bits 56 bits 64 bits 72 bits 80 bits 88 bits 96 bits			

Status Register

A, = 1

 $A_0 = 1$

 $R/\overline{W} = 1$

Read Only

When an interrupt is generated the $\overline{\text{IRQ}}$ Output goes Low with the Status Register bits indicating the sources of the interrupt.

Bit	Description	Function	Set = logic '1' (High)	Clear = logic '0' (Low)
Bit 0 D _o	Rx Data Ready	the Rx Data Buffer Set – when a byte word has been red Bit and Interrupt	r. This data must be read within of data is loaded into the Rx Delived.	Oata Buffer, if a frame (SYNC/SYNT) Status Register followed by a
Bit 1 D ₁	Rx Checksum True	received checksum for the second byte Set – by a correct Cleared – (i) by	n. This function, which is valid e of the received checksum, do comparison between the recei	the previous 6 bytes agreed with the when the Rx Data Ready bit (D ₀) is set oes not cause an interrupt. ived and generated checksums. followed by a read of the Rx Data Buffer,
Bit 2 D ₂	Rx Carrier Detect	not cause an interr	rupt. When FFSK tones are pro input this bit goes Low. When	receiver's carrier detect circuit and does esent at the receiver input this bit goes the Rx Enable bit (D ₂ - Control Register)
Bit 3 D ₃	Tx Data Ready	Tx Data Buffer with Set – (i) when the or (ii) when the Bit Cleared – (i) by Buffer, or (ii) by Interrupt Cleared	hin 8 bit periods. contents of the Tx Data Buffer Tx Enable is set – No interrup	r followed by a write to the Tx Data Register,
Bit 4 D ₄	Tx Idle	been transmitted. Set – one bit perio "checksum" or " los Register D ₁). Bit Cleared – (i) b	ed after the last byte is transmit aded data" depending upon th by a write to the Tx Data Buffer	all loaded data and one 'hang' bit have tted. This last byte could be either e Tx Parity Enable state (Control r, or (ii) by Tx Enable going Low. Register, or (ii) by Tx Enable going Low.
Bit 5 D ₅	Timer Interrupt	(Control Register I Set – by the timer.	$D_4 - D_7$).	t the set timer period has expired.
Bit 6 D ₆	Rx SYNC Detect *	(11000100110101 Set – on receipt of	ses an interrupt to indicate that 11) has been detected in the r the 16th bit of a 'SYNC' word. Cleared – (i) By a read of the or (ii) by Rx Enable g	received bit stream. Status Register,
Bit 7 D,	Rx SYNT Detect *	(00111011001010 Set – on receipt of	ses an interrupt to indicate that 00) has been detected in the the 16th bit of a 'SYNT' word. Cleared – (i) By a read of the or (ii) by Rx Enable g	received bit stream. Status Register,
* Note	9 –	'SYNC' and 'SYNT		he checksum checker is running.

Rx Data Buffer

A, = 1

 $A_0 = 0$

R/W = 1

Read Only

These 8 bits are the last byte of data received with bit 7 being received first. Note the relative positions of the MSB and LSB presented in this bit stream, the position may be different to the convention used in other µProcessor peripherals.

D _o	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇
LSB	-	-			-		MSB

Tx Data Buffer

A, = 1

 $A_0 = 0$

 $R/\overline{W} = 0$

Write Only

These 8 bits loaded to the Tx Data Buffer are the next byte of data that will be transmitted, with bit 7 being transmitted first. Note the relative positions of the MSB and LSB presented in this bit stream, the position may be different to the convention used in other μ Processor peripherals. If the the Tx Parity Enable bit (Control Register D₁) is set, a 2-byte checksum will be inserted and transmitted by the modem after every 6 transmitted "message" bytes.

D_0	D,	D_2	D_3	D_4	D ₅	D ₆	D,
LSB	-	-					MSB

The Syndrome Word

This 16-bit word (both Low and High bytes) may be used to correct errors.


Bits S_1 to S_{15} are the 15 bits remaining in the polynomial divider of the checksum checker at the end of 6 bytes of "received message." For a <u>correct</u> message all 15 bits (S_1 to S_{15}) will be zero.

The 2 Syndrome bytes are valid when the Rx Data Ready bit (Status Register D₀) is set for the second byte of the received checksum and should be read, if required, before 8 byte periods.

Syndrome L	rndrome Low Byte		A ₀ = 0		R/W = 1	Read Only	
D _o	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇
S1	S2	S3	S4	S5	S6	S7	S8


yndrome H	igh Byte	A, = 0	$A_0 = 1$	F	R/W = 1	Re	ad Only
D _o	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆	D,
S9	S10	S11	S12	S13	S14	S15	PARITY

 D_7 – This is a "Parity Error Bit" – Indicating an error between the received parity bit and the parity bit internally generated from the incoming message. Thus for a correctly received message all 16 bits of the Syndrome Word (S₁ to S₁₅ and Parity Error) will be zero.




Carrier Detect Time Constant


The value of the Carrier Detect capacitor, $C_{5,}$, determines the carrier detect time constant. A long time constant (larger value C_{5}), results in improved noise immunity but increased response time. C_{5} may be varied to optimise noise immunity/reponse time.




Timing Information




Operation – Rx




Operation - Tx





Basic Software Interrupt Flow



Specification

Absolute Maximum Ratings

Exceeding the maximum rating can result in device damage. Operation of the device outside the operating limits is not implied.

-0.3 to 7.0V Supply voltage -0.3 to $(V_{DD} + 0.3V)$ Input voltage at any pin (ref V_{SS} = 0V) Sink/source current (supply pins) +/- 30mA +/- 20mA (other pins) 800mW Max. Total device dissipation @ T_{AMB} 25°C 10mW/°C Derating -30°C to +85°C (ceramic) Operating temperature range: FX429J

-30°C to +70°C (plastic) FX429LG -55°C to +125°C (ceramic) **FX429J** Storage temperature range:

-40°C to +85°C (plastic) FX429LG

Operating Limits

Read Write Set-up Time - (t_{RWS})

All characteristics are measured using the following parameters unless otherwise specified: $V_{DD} = 5.0V$, $T_{AMB} = 25$ °C. Xtal/Clock $f_0 = 4.032$ MHz. Audio level 0dB ref: = 300mV rms.

Characteristics	See Note	Min.	Тур.	Max.	Unit
Static Values					200
Supply Voltage		4.5	_	5.5	V
Supply Current Ranges					
Rx and Tx Enabled		-	5.0	-	mA
Rx Enabled, Tx Disabled		_	5.0		mA
Rx Disabled, Tx Enabled		-	5.0	_	mA
Rx and Tx Disabled	10	_	1	_	mA
Dynamic Values					
Modem Internal Delay		_	1.5	_	ms
Interface Levels					
Output Logic '1' Source Current	2	_	-	120	μА
Output Logic '0' Sink Current	3	-	-	360	μΑ
Three State Output Leakage Current		- V	-	4.0	μΑ
D ₀ - D ₇ Data In/Out	1				
Logic '1' Level		3.5	-	_	V
Logic '0' Level		_	_	1.5	V
A ₁ , A ₀ , R/W, CS, IRQ	4				
Logic '1' Level		4.0	_	_	V
Logic '0' Level		_	_	1.0	V
Analogue Impedances					
Rx Input		100	_	_	kΩ
Tx Output (Enabled)		_	10	_	$k\Omega$
Tx Output (Disabled)		-	5	-	$M\Omega$
On-Chip Xtal Oscillator					
R _{IN}		10	-	- "	$M\Omega$
R _{out}	5	5.0	_	15	kΩ
Oscillator Gain			15	_	dB
Xtal frequency		_	4.032	-	MHz
Timing - (Fig. 5)					
Chip Select Access Time (t _{ACS})		-	-	250	ns
Address Hold Time - (t AH)		0		_	ns
Address Set-up Time - (t _{AS})		50	_	n—	ns
Data Hold Time (Write) – (t _{DHW})		20	-		ns
Data Set-up Time (Write) - t _{DSW})		150		_	ns
Output Hold Time (Read) - (tohe)		0	y <u>-</u>	100	ns
Read Write Recovery Time - (t _{RWR})		0	_	_	ns
Dood Write Cot up Time (t		EO			no

50

ns

Specification...

Characteristics	See Note	Min.	Тур.	Max.	Unit
Dynamic Values		1 1 1 1 1 1 1		195.1	
Receiver					
Signal Input Levels	6	-9.0	-2.0	+10.5	dB
Bit Error Rate	7				
@ 12dB Signal/Noise Ratio		<u> </u>	7.0	-	10-4
@ 20dB Signal/Noise Ratio		_	1.0	_	10-8
Synchronization @ 12dB Signal/Noise Rat	io 8				
Probability of Bit 8 being correct		_	99.0	_	%
Probability of Bit16 being correct		_	99.5	s s	%
Carrier Detect Response Time	8	-	13.0	-	ms
Transmitter					
Output Level		_	8.25	_	dB
Output Level Variation		-1.0	_	+1.0	dB
Output Distortion		_	3.0	5.0	%
3rd Harmonic Distortion		_	2.0	3.0	%
Logic '1' Frequency	9	_	1200	_	Hz
Logic '0' Frequency Isochronous Distortion	9	_	1800	-	Hz
1200Hz – 1800Hz		_	25	40	μs
1800Hz - 1200Hz		_	20	40	μs

Notes

- 1. With each data line loaded as, C = 50pf and $R = 10k\Omega$.
- 2. $V_{OUT} = 4.6V$.
- 3. V_{out} = 0.4V 4. Sink/Source currents ≤ 0.1mA.
- 5. Both Xtal and Xtal + 4 Outputs.
- 6. With 50dB Signal/Noise Ratio.
- 7. See Figure 3, Bit Error Rate.
- 8. This Response Time is measured using a 10101010101....01 pattern input signal at a level of 230mV rms (-2.3dB) with no noise.
- 9. Dependent upon Xtal tolerance.
- 10. Powersave is only active when both Rx and Tx functions are disabled.

Checksum Generation and Checking

Generation - The checksum generator takes the 48 bits from the 6 bytes loaded into the Tx Data Buffer and divides them modulo-2, by the generating polynomial;-

$$X^{15} + X^{14} + X^{13} + X^{11} + X^4 + X^2 + 1$$

It then takes the 15-bit remainder from the polynomial divider, inverts the last bit and appends an EVEN parity bit generated from the initial 48 bits and the 15 bit remainder (with the last bit inverted). This 16-bit word is used as the "Checksum."

Checking - The checksum checker does two things:

It takes the first 63 bits of a received message, inverts bit 63, and divides them modulo-2, by the generating polynomial;-

$$X^{15} + X^{14} + X^{13} + X^{11} + X^4 + X^2 + 1$$

The 15 bits remaining in the polynomial divider are checked for all zero.

Secondly, it generates an EVEN parity bit from the first 63 bits of a received message and compares this bit with the received parity bit (bit 64).

If the 15 bits in the polynomial divider are all zero, and the two parity bits are equal, then the Rx Checksum True bit (SR D,) bit is set.

Package Outlines

The FX429J, the cerdip package is shown in Figure 10, and the 'LG' version in Figure 11. To allow complete identification, the 'LG' package has an indent spot adjacent to pin 1 and a chamfered corner between pins 3 and 4. Pins number anti-clockwise when viewed from the top (indent side).

Handling Precautions

The FX429 is a CMOS LSI circuit which includes input protection. However precautions should be taken to prevent static discharges which may cause damage.

Fig. 10 FX429J DIL Package





Fig.11 FX429LG Package



Ordering Information

FX429J 24-pin cerdip DIL

FX429LG 24-pin quad plastic encapsulated, bent and

cropped

CML does not assume any responsibility for the use of any circuitry described. No circuit patent licences are implied and CML reserves the right at any time without notice to change the said circuitry.



CONSUMER MICROCIRCUITS LIMITED